index
:
linux.git
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
Age
Commit message (
Expand
)
Author
2021-09-30
clk: imx: Rework all imx_clk_hw_composite wrappers
Abel Vesa
2021-09-30
clk: imx: Rework all clk_hw_register_divider wrappers
Abel Vesa
2021-09-30
clk: imx: Rework all clk_hw_register_mux wrappers
Abel Vesa
2021-09-30
clk: imx: Rework all clk_hw_register_gate2 wrappers
Abel Vesa
2021-09-28
Merge tag 'renesas-clk-for-v5.15-tag3' of git://git.kernel.org/pub/scm/linux/...
Stephen Boyd
2021-09-28
clk: renesas: r8a779a0: Add Z0 and Z1 clock support
Geert Uytterhoeven
2021-09-24
clk: socfpga: agilex: fix duplicate s2f_user0_clk
Dinh Nguyen
2021-09-24
clk: renesas: rzg2l: Fix clk status function
Biju Das
2021-09-24
clk: renesas: r9a07g044: Add GbEthernet clock/reset
Biju Das
2021-09-24
clk: renesas: r9a07g044: Mark IA55_CLK and DMAC_ACLK critical
Biju Das
2021-09-24
clk: renesas: rzg2l: Add support to handle coupled clocks
Biju Das
2021-09-24
clk: renesas: r9a07g044: Add ethernet clock sources
Biju Das
2021-09-24
clk: renesas: rzg2l: Add support to handle MUX clocks
Biju Das
2021-09-24
clk: renesas: r8a779a0: Add TPU clock
Wolfram Sang
2021-09-23
clk: meson: meson8b: Make the video clock trees mutable
Martin Blumenstingl
2021-09-23
clk: meson: meson8b: Initialize the HDMI PLL registers
Martin Blumenstingl
2021-09-23
clk: meson: meson8b: Add the HDMI PLL M/N parameters
Martin Blumenstingl
2021-09-23
clk: meson: meson8b: Add the vid_pll_lvds_en gate clock
Martin Blumenstingl
2021-09-23
clk: meson: meson8b: Use CLK_SET_RATE_NO_REPARENT for vclk{,2}_in_sel
Martin Blumenstingl
2021-09-23
clk: meson: meson8b: Export the video clocks
Martin Blumenstingl
2021-09-21
clk: rockchip: use module_platform_driver_probe
Miles Chen
2021-09-20
clk: rockchip: rk3399: expose PCLK_COREDBG_{B,L}
Brian Norris
2021-09-20
clk: rockchip: rk3399: make CPU clocks critical
Brian Norris
2021-09-17
clk: imx: Rework all clk_hw_register_gate wrappers
Abel Vesa
2021-09-17
clk: imx: Make mux/mux2 clk based helpers use clk_hw based ones
Abel Vesa
2021-09-17
clk: imx: Remove unused helpers
Abel Vesa
2021-09-14
clk: mediatek: Export clk_ops structures to modules
Stephen Boyd
2021-09-14
clk: mvebu: ap-cpu-clk: Fix a memory leak in error handling paths
Christophe JAILLET
2021-09-14
clk: mediatek: support COMMON_CLK_MT6779 module build
Miles Chen
2021-09-14
clk: mediatek: support COMMON_CLK_MEDIATEK module build
Miles Chen
2021-09-14
clk: composite: export clk_register_composite
Miles Chen
2021-09-14
clk: versatile: clk-icst: Support 'reg' in addition to 'vco-offset' for regis...
Rob Herring
2021-09-14
clk: mediatek: Add MT8195 apusys clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 imp i2c wrapper clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 wpesys clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 vppsys1 clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 vppsys0 clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 vencsys clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 vdosys1 clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 vdosys0 clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 vdecsys clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 scp adsp clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 mfgcfg clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 ipesys clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 imgsys clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 ccusys clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 camsys clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 infrastructure clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 peripheral clock support
Chun-Jie Chen
2021-09-14
clk: mediatek: Add MT8195 topckgen clock support
Chun-Jie Chen
[prev]
[next]